+- Free Academic Seminars And Projects Reports (https://easyreport.in)
+-- Forum: Seminars Topics And Discussions (https://easyreport.in/forumdisplay.php?fid=30)
+--- Forum: Engineering Seminars Topics (https://easyreport.in/forumdisplay.php?fid=7)
+---- Forum: Computer Science Seminar Topics (https://easyreport.in/forumdisplay.php?fid=12)
+---- Thread: AMD’S BULLDOZER ARCHITECTURE (/showthread.php?tid=22472)
AMD’S BULLDOZER ARCHITECTURE - vinayhs - 08-16-2017
[attachment=14537]
ABSTRACT
Bulldozer is the codename AMD has given to one of the next-generation CPU cores
after the K10 microarchitecture for the company's M-SPACE design methodology, with the
core specifically aimed at 10 watt to 125 watt TDP computing products.
Basically, it is a monolithic dual core building block that supports two threads of
execution and is intended for deployment in everything from mainstream clients (including
desktops and notebooks) to servers.
The bulldozer architecture has two dedicated integer cores. Each of these consist of
2 Arithmetic Logic Unit 2 AGU which together can execute 4 independent arithmetic or
memory operations per clock cycle per core. Core module of AMD bulldozer shares
portions of a traditional core including the instruction fetch, decode, and floating-point
units and L2 cache between two otherwise-complete processor cores. The integer core has
duplicating integer schedulers. The execution pipeline offers dedicated hardware
significantly increasing performance in multi-threaded integer applications.
CHAPTER -1
INTRODUCTION
AMD is unveiling today the new processor architecture that will be used in their
new CPUs starting in 2011. Codenamed Bulldozer, this architecture is completely different
from the current AMD64 architecture that AMD has been using since the introduction of the
very first Athlon 64 CPU back in 2003.
Bulldozer will be the first major redesign of AMD s processor architecture since
2003, when the firm launched its Athlon 64/ Opteron (K8) processors, and will feature two
128-bit FMA-capable FPUswhich can be combined into one 256-bit FPU. This design is
accompanied by two integer cores each with 4 pipelines (the fetch/decode stage is shared).
Bulldozer will also introduce shared L2 cache in the new architecture. AMD calls this
design a "Bulldozer module". A 16-core processor design would feature eight of these
modules, but the operating system will recognize each module as two physical cores.
The module, described as two cores, can be compared to a single Intel core with HyperThreading. The difference between the two approaches is that Bulldozer provides dedicated schedulers and integer units for each thread, whereas in Intel's core each thread can access all available resources, except for the individual thread state information.
The Bulldozer architecture will inherit some features introduced with the AMD64 architecture, such as the integrated memory controller and the use of the Hyper Transport bus for communication between the CPU and the chipset.
Bulldozer is the codename for the architecture, not for a specific processor. AMD has proposed the first desktop CPUs based on the Bulldozer architecture will require a new CPU socket, called AM3+, which will also be compatible with current socket AM3 processors. Socket AM3+ CPUs, however, won t be compatible with socket AM3 motherboards.
AMD’S BULLDOZER ARCHITECTURE - roopa priyanka - 08-16-2017
To get more information about the topic " AMD S BULLDOZER ARCHITECTURE" please refer the page link below
http://seminarsprojects.net/Thread-amd%E2%80%99s-bulldozer-architecture?pid=52016#pid52016