08-17-2017, 12:30 AM
Hi.. I am doing the project on "A new reversible design of BCD adders" I need full report with simulation code(VERILOG or VHDL)..I have to submit within two days..so.pleas send me by tomorrow itself..My Email id is "[email protected]".