10-04-2017, 07:23 PM
Hi,
I am presently designing a UART for FPGA(SPARTAN II) in VHDL using XILINX 10.1 ISE design suite.I dont have codes in VHDL for transmitter and receiver.
Kindly send me the same if u have asap.
Thanks with regards ,
Shivani