verilog code of bist controller unit for

[shanker]

I want to design a MBIST controller for both RAM and ROM cells. The algorithm that i decided to implement is March C-- algorithm.

which will check the memory and try to give the test done and good or bad signal..

also want to check a master Mbist controller which will check my sub block of memory