Posts: 68
Threads: 21
Joined: Jul 2009
Reputation:
0
Introduction:-
The Tiger SHARC processor is the newest and most power member of this family which incorporates many mechanisms like SIMD, VLIW and short vector memory access in a single processor. This is the first time that all these techniques have been combined in a real time processor.
The TigerSHARC DSP is an ultra high-performance static superscalar architecture that is optimized for tele-communications infrastructure and other computationally demanding applications. This unique architecture combines elements of RISC, VLIW, and standard DSP processors to provide native support for 8, 16, and 32-bit fixed, as well as floating-point data types on a single chip.
Large on-chip memory, extremely high internal and external bandwidths and dual compute blocks provide the necessary capabilities to handle a vast array of computationally demanding, large signal processing tasks
More..
The TigerSHARC Processor family offers wireless infrastructure and general purpose multiprocessing system manufacturers a balanced architecture that uses characteristics of RISC, VLIW, and DSP.
As has been demonstrated in several application spaces, most notably the 3G telecoms infrastructure equipment market, TigerSHARC is the only DSP solution containing the performance and instruction set to enable an 'all software' approach. This means a TigerSHARC-based solution is better equipped to address manufacturer's requirements for flexibility, high-performance, reduced bill of materials cost and added capacity than traditional hardware approaches that rely heavily on ASICs (application-specific integrated circuits), FPGAs (field programmable gate arrays) and/or ASSPs (application specific standard products).
Performance
Through this combination, the TigerSHARC Processor gains the unique ability to process 1, 8, 16 and 32-bit fixed-point as well as floating-point data types on a single chip. This proprietary architecture establishes it in a leading position in the critical areas of performance, integration, flexibility and scalability. Optimising throughput, not just clock speed, drives a balanced DSP architecture and with throughput as the metric, the TigerSHARC Processor is the highest performance DSP for communications infrastructure and multiprocessing applications currently available.
Native support for 8, 16, and 32 bit data types
Flexibility
While also providing high system performance it also retains the highest possible flexibility in software and hardware development - flexibility without compromise. For general purpose multiprocessing applications, TigerSHARC Processor's balanced architecture optimises system, cost, power and density.
A single TigerSHARC Processor, with its large on-chip memory, zero overhead DMA engine, large I/O throughput, and integrated multiprocessing support, has the necessary integration to be a complete node of a multiprocessing system. This enables a multiprocessor network exclusively made up of TigerSHARCs without any expensive and power consuming external memories or logic.
The latest members of the TigerSHARC family are the ADSP-TS201S, ADSP-TS202S and ADSP-TS203S. The ADSP-TS201S operates at 600 MHz with 24 Mbits and can execute 4,8 billion MACs per second while achieving high floating-point DSP performance. The ADSP-TS202S operates at 500 MHz with 12 Mbits and the ADSP-TS203S operates at 500 MHz with 4 Mbits.
The TigerSHARC Processor's parallelism capabilities allow for up to four 32-bit instructions per cycle while an enhanced communication instruction set reduces some of the mountainous signal processing functions associated with wireless down to a manageable level. The TigerSHARC also provides an unmatched level of both internal and external bandwidth that enable high computation rates and high data rate processing.
The combination of all the above mentioned features positions the TigerSHARC Processor as an excellent candidate for applications requiring extremely high throughput such as the channel decoding algorithms of wireless communications.
For more information contact Analog Data Products, a division of Avnet Kopp, 011 809 6100.
Posts: 56
Threads: 24
Joined: Jul 2009
Reputation:
0
Definition
In the past three years several multiple data path and pipelined digital signal processors have been introduced into the marketplace. This new generation of DSP's takes advantage of higher levels of integrations than were available for their predecessors. The Tiger SHARC processor is the newest and most power member of this family which incorporates many mechanisms like SIMD, VLIW and short vector memory access in a single processor. This is the first time that all these techniques have been combined in a real time processor.
The TigerSHARC DSP is an ultra high-performance static superscalar architecture that is optimized for tele-communications infrastructure and other computationally demanding applications. This unique architecture combines elements of RISC, VLIW, and standard DSP processors to provide native support for 8, 16, and 32-bit fixed, as well as floating-point data types on a single chip.
Large on-chip memory, extremely high internal and external bandwidths and dual compute blocks provide the necessary capabilities to handle a vast array of computationally demanding, large signal processing tasks.
Strictly speaking, the term "DSP" applies to any microprocessor that operates on digitally represented signals. most DSP processors include specialized on-chip peripherals or I/O interfaces that allow the processor to efficiently interface with other system components, such as analog-to-digital converters and host processors.
The word "SHARC" implies Super Harvard ARChitecture. The SHARC architecture has been improved greatly and the most powerful DSP today known has been implemented by Analog Devices and due to the high performance it yields it is called "Tiger" SHARC.The first implementation of the Tiger SHARC architecture is in a 0.25 micron, five level metal process at 150 MHz core clock speed. It delivers 900 MFlops (10 to the power 9 floating point operations per second) of single precision floating point performance or 3.6 GOPS of 16-bit arithmetic performance. It sustains an internal data bandwidth of 7.2 Gbytes /sec.
The TigerSHARC DSP provides leading edge system performance while keeping the highest possible flexibility in software and hardware development - flexibility without compromise. This concept will allow wireless infrastructure manufacturers to continue adapting to the evolving 3G standards while deploying a highly optimized and effective Node B solution that will realize significant overall cost savings.For general purpose multiprocessing applications, TigerSHARC DSP's balanced architecture optimizes system, cost, power and density. A single TigerSHARC DSP, with its large on-chip memory, zero overhead DMA engine, large I/O throughput, and integrated multiprocessing support, has the necessary integration to be a complete node of a multiprocessing system. This enables a multiprocessor network exclusively made up of TigerSHARCS without any expensive and power consuming external memories or logic.
The ADSP-TS101S, the latest member of the TigerSHARC DSP family can execute 2.0 billion MACs per second while achieving the world's highest floating-point DSP performance. The TigerSHARC DSP's parallelism capabilities allow for up to four 32-bit instructions per cycle while an enhanced communication instruction set reduces some of the mountainous signal processing functions associated with wireless down to a manageable level. The ADSP-TS101S also provides an unmatched level of both internal and external bandwidth that enable high computation rates and high data rate processing.
Posts: 57
Threads: 26
Joined: Sep 2009
Reputation:
0
The Tiger SHARC processor
In the past three years several multiple data path and pipelined digital signal processors have been introduced into the marketplace. This new generation of DSP's takes advantage of higher levels of integrations than were available for their predecessors. The Tiger SHARC processor is the newest and most power member of this family which incorporates many mechanisms like SIMD, VLIW and short vector memory access in a single processor. This is the first time that all these techniques have been combined in a real time processor.The TigerSHARC DSP is an ultra high-performance static superscalar architecture that is optimized for tele-communications infrastructure and other computationally demanding applications.
This unique architecture combines elements of RISC, VLIW, and standard DSP processors to provide native support for 8, 16, and 32-bit fixed, as well as floating-point data types on a single chip.Large on-chip memory, extremely high internal and external bandwidths and dual compute blocks provide the necessary capabilities to handle a vast array of computationally demanding, large signal processing tasks.
Strictly speaking, the term "DSP" applies to any microprocessor that operates on digitally represented signals. most DSP processors include specialized on-chip peripherals or I/O interfaces that allow the processor to efficiently interface with other system components, such as analog-to-digital converters and host processors.The word "SHARC" implies Super Harvard ARChitecture.
The SHARC architecture has been improved greatly and the most powerful DSP today known has been implemented by Analog Devices and due to the high performance it yields it is called "Tiger" SHARC.The first implementation of the Tiger SHARC architecture is in a 0.25 micron, five level metal process at 150 MHz core clock speed. It delivers 900 MFlops (10 to the power 9 floating point operations per second) of single precision floating point performance or 3.6 GOPS of 16-bit arithmetic performance. It sustains an internal data bandwidth of 7.2 Gbytes /sec.
Posts: 43
Threads: 13
Joined: Jul 2009
Reputation:
0
The SHARC processors manufactured by the Analog devices also a part of the automotive technologies provides the automotive electronics developers with the standards compliant hardware products so that they can develop a wide range of drier assistance and the infotainment products to the market. The automotive design engineers can meet their system design objectives. The advanced safety, infotainment, powertrain, and body/chassis electronics systems are the major areas of application of such products. Some of the areas of application include:
-Airbag/ Crash Sensing:
more accurate and safer airbag systems can be designed with the use of ADI products. Also available are the next generation airbag products for Electronic central unit.
-ROLLOVER/STABILITY CONTROL:
They are next generation safety systems that can be implemented. high performance gyro and low-g sensors that are required to implement ESC uses the ADI and SHARC.
-ADVANCED DRIVER ASSISTANCE (ADAS):
a range of radar and vision based Advanced Driver Assistance Systems (ADAS) ahs been implemented using the products of ADI and SHARC.
-Advanced Driver Assistance (ADAS Vision)
-Sensors and Sensor Interface
-Battery Management
-Hybrid Electric Vehicles (HEV)/Electric Vehicles (EV)
-Infotainment
For more details see:
http://automotive.analogen/segment/am.html
Posts: 70
Threads: 27
Joined: Aug 2009
Reputation:
0
The Tiger SHARC processor is the newest and most power member of this family which incorporates many mechanisms like SIMD, VLIW and short vector memory access in a single processor. This is the first time that all these techniques have been combined in a real time processor.
The TigerSHARC DSP is an ultra high-performance static superscalar architecture that is optimized for tele-communications infrastructure and other computationally demanding applications.
This unique architecture combines elements of RISC, VLIW, and standard DSP processors to provide native support for 8, 16, and 32-bit fixed, as well as floating-point data types on a single chip.
Large on-chip memory, extremely high internal and external bandwidths and dual compute blocks provide the necessary capabilities to handle a vast array of computationally demanding, large signal processing tasks
Posts: 57
Threads: 18
Joined: Mar 2009
Reputation:
0
The Tiger SHARC processor is the newest and most power member of this family which incorporates many mechanisms like SIMD, VLIW and short vector memory access in a single processor. This is the first time that all these techniques have been combined in a real time processor. The TigerSHARC DSP is an ultra high-performance static superscalar architecture that is optimized for tele-communications infrastructure and other computationally demanding applications. This unique architecture combines elements of RISC, VLIW, and standard DSP processors to provide native support for 8, 16, and 32-bit fixed, as well as floating-point data types on a single chip. Large on-chip memory, extremely high internal and external bandwidths and dual compute blocks provide the necessary capabilities to handle a vast array of computationally demanding, large signal processing tasks.
Posts: 60
Threads: 25
Joined: Aug 2009
Reputation:
0
Thnak you for your reponse, but I have another one. Can you tell me where I can found more information especially about Tigersharc processors , their applications in automotive field, some example with mathematical explanations. I will be very grateful for your help.Thanks!
Posts: 54
Threads: 22
Joined: Sep 2009
Reputation:
0
for more details on Tigersharc processors , please go through the following thread.
http://seminarsprojects.net/Thread-tiger...ull-report
Posts: 56
Threads: 27
Joined: Oct 2009
Reputation:
0
Hi, who can tell me more information about tigerSHARC applications in automobile? Thanks!
|
