4x4 multiplier using compressor verilog code

[hemant87]

timescale 1ns / 1ps
//
// Company:
// Engineer:
//
// Create Date: 12:34:18 08/01/2013
// Design Name:
// Module Name: vedic_2_x_2
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//
module vedic_2_x_2(
a,
b,
c
);
input [1:0]a;
input [1:0]b;
output [3:0]c;
wire [3:0]c;
wire [3:0]temp;
//stage 1
// four multiplication operation of bits accourding to vedic logic done using and gates
assign c[0]=a[0]&b[0];
assign temp[0]=a[1]&b[0];
assign temp[1]=a[0]&b[1];
assign temp[2]=a[1]&b[1];
//stage two
// using two half adders
ha z1(temp[0],temp[1],c[1],temp[3]);
ha z2(temp[2],temp[3],c[2],c[3]);
endmodule

[irfan]

hello my nakem is nirhfjn.,mkj zx njbckswm cmjnisxp;jakn jcbjb ,m