INITIALIZATION BASED TEST PATTERN GENERATION FOR ASYNCHRONOUS CIRCUIS

1.0 INTRODUCTION
An Asynchronous Circuit is a circuit in which the parts are largely autonomous. The circuit is not governed by a clock circuit or global clock signal, but instead needs to wait only for the signals that indicate the completion of the instructions and operations. The asynchronous circuits provides a promising technology for low-power, high performance, low emission and hig ....etc

[:=Read Full Message Here=:]

plz show me source code, i want source code on this particular topic as it is freely availabale on the net for submission of project report ....etc

[:=Read Full Message Here=:]

This article is presented by:
Shouqian Yu
Lili Yi
Weihai Chen
Zhaojin Wen
Implementation of a Multi-channel UART
Controller Based on FIFO Technique and FPGA

Abstract:
To meet modern complex control systems communication demands, the paper presents a multi-channel UART controller based on FIFO(First In First Out) technique and FPGA(Field Programmable Gate Array). The paper presents design method of asynchronous FIFO and structure o ....etc

[:=Read Full Message Here=:]

DESIGN AND IMPLEMENTATION OF ASYNCHRONOUS FIFO FOR EMBEDDED APPLICATIONS

A FIFO is used as a First In-First Out memory buffer between two asynchronous systems with simultaneous write and read access to and from the FIFO, these accesses being independent of one another. Data written into a FIFO is sequentially read out in a pipelined manner, such that the first data written into a FIFO will be the first data read out of the FIFO.

FIFO status flag outputs are a function of the comparison of the respective write and read pointers. A FIFO w ....etc

[:=Read Full Message Here=:]

Cooperative Asynchronous Multichannel MAC: Design, Analysis, and Implementation
Luo, T. Motani, M. Srinivasan, V. Nat. Univ. of Singapore, Singapore;
This paper appears in: Mobile Computing, IEE Transactions on Publication

Abstract
Medium access control (MAC) protocols have been studied under different contexts for decades. In decentralized contexts, transmitter-receiver pairs make independent decisions, which are often suboptimal due to insufficient knowledge about the communication environment. In this paper, we introduce dis ....etc

[:=Read Full Message Here=:]

A HIGH SPEED DISTRIBUTED FIFO SCHEME FOR MANAGING INTERCONNECTS

Abstract:- Interconnect delays are increasingly becoming the dominant source of performance degradation in the nano-meter regime, largely because the wires do not scale as well as the transistors. Scaling trends allow for complete systems to be built on a single chip (SoC), but they require long interconnects for global signals and clock distribution networks. The parasitic of these global interconnects make efficient and high-performance operation difficult. On-chip communicati ....etc

[:=Read Full Message Here=:]

VLSI based asynchronous Receiver and Transmitter

The aim of this project is to design and implement an asynchronous receiver,
transmitter using verilog hardware description language. In this project we have
used serial mode of transmission because in parallel mode of transmission we need
n number of cable to transmit n bits of data. The following features mainly
distinguishes our project from other similar devices
- full duplex operation
- standard data format
- even or odd parity
- parity error ....etc

[:=Read Full Message Here=:]

plz send me the ppt and report on On ADVANCED MOUSE POINTER CONTROL USING TRAJECTORY BASED GESTURE RECOGNITION ....etc

[:=Read Full Message Here=:]

i need a free download for this topic so please provide me the the material for this project
rply me fastly i need it urgent this is my final year project so i need the ppt for this ....etc

[:=Read Full Message Here=:]

DUAL PORT FIFO

Abstract:- The dual port FIFO is now a standard building block in most designs, especially in the area of communications where it is used frequently for packet work. Although very useful in its basic form, the standard FIFO does lack two attributes; autonomy and cascadability. Unfortunately you cannot simply connect two FIFO s together, as shown below, and expect them to automatically transfer data ....etc

[:=Read Full Message Here=:]