his is a very simple square wave generator circuit built with IC 74LS00 that can generate square signals with frequencies between 20 Hz and 1 MHz. Its stability is good enough for most applications. The output freq. is dimensioned through the RC components and time delay of the 3 inverter gates. The time delay of a logic gate is the elapsed time between a change of input state and the resulting change of the output state.

To prevent the temperature and voltage supply from affecting the frequency of the square wave generator, the oscillator f ....etc

[:=Read Full Message Here=:]

to get information about the topic digital logic circuits full report ppt and related topic refer the page link bellow

http://seminarsprojects.net/Thread-digital-circuits-logic-design

http://seminarsprojects.net/Thread-the-digital-logic-level ....etc

[:=Read Full Message Here=:]

to verify de morgan theorem using ic 7400

Verification and interpretation of truth tables for AND, OR, NOT, NAND, NOR Exclusive OR (EX-OR), Exclusive NOR (EX-NOR) Gates.

Apparatus: Logic trainer kit, logic gates / ICs, wires.
Theory: Logic gates are electronic circuits which perform logical functions on one or more inputs to produce one output. There are seven logic gates. When all the input combinations of a logic gate are written in a series and their corresponding outputs written along them, then this input/ output combination is called ....etc

[:=Read Full Message Here=:]

electronics circuits on paper using silver ink pen seminar ppt

We are used to making a closed conducting circuit diagram on PCB s and Vera Boards. The same process can now be done by drawing on a paper with a silver coloured liquid metal ink. This whole basic process has been named 3-D Handwriting by its inventors researchers at the University of Illinois at Urbana-Champaign.The device consists of a normal looking pen in which an ink with conducting property is filled. This pen is then used to draw the closed electronic circuit on the paper ....etc

[:=Read Full Message Here=:]

Abstract
We demonstrate how 1-of-n encoded speed-independent
circuits provide a good framework for constructing smart
card functions that are resistant to side channel attacks
and fault injection. A novel alarm propagation technique
is also introduced. These techniques have been used to
produce a prototype smart card chip: a 16-bit secure
processor with Montgomery modular exponentiator and
smart card UART.
1. Introduction
Smart cards are increasingly prevalent, particularly in
Europe, for authentication and payment mech ....etc

[:=Read Full Message Here=:]

Low Power, Energy- efficient Domino Logic Circuits

Salendra.Govindarajulu1, Dr.T.Jayachandra Prasad2
1Associate Professor, ECE, RGMCET, JNTU



Abstract
Sub-threshold leakage power is soon expected to dominate the total power consumed by a CMOS circuit in deep submicron ( DSM ) technology. Circuit techniques aimed at lowering leakage currents are therefore highly desirable. In this work, low power CMOS designs using dual threshold voltage ( dual-Vt ) domino logic are proposed. Single thresho ....etc

[:=Read Full Message Here=:]

sr, i need to design a sequential timer to switch on & off atleast 3 relay in a particular sequence using timer ic ....etc

[:=Read Full Message Here=:]

A linear integrated circuit (linear IC) is a solid-state analog device characterized by a theoretically infinite number of possible operating states. It operates over a continuous range of input levels. In contrast, a digital IC has a finite number of discrete input and output states.

Within a certain input range, the amplification curve of a linear IC is a straight line; the input and output voltages are directly proportional. The best known, and most common, linear IC is the operational amplifier or op amp , which consists of resistors, diod ....etc

[:=Read Full Message Here=:]

I want the pdf of design of combinational circuit by cyclic combinational method for low power vlsi ....etc

[:=Read Full Message Here=:]

Dynamic Logic Circuits

abstract

Dynamic logic is temporary (transient) in that output levels will remain valid only for a certain period of time
Static logic retains its output level as long as power is applied
Dynamic logic is normally done with charging and selectively discharging capacitance (i.e. capacitive circuit nodes)
Precharge clock to charge the capacitance
Evaluate clock to discharge the capacitance depending on condition of logic inputs
Advantages over static logic:
Avoids duplicating logic twi ....etc

[:=Read Full Message Here=:]