NMOS - N-type metal-oxide-semiconductor logic uses n-type field effect transistors (MOSFETs) to implement logic gates and other digital circuits. These nMOS transistors operate by creating an inversion layer in a p-type transistor body. This inversion layer, called the n-channel, can conduct electrons between n-type source and drain terminals. The n-channel is created by applying voltage to the third terminal, called the gate. Like other MOSFETs, nMOS transistors have four modes of operation: cut-off (or sub-threshold), triode, saturation ....etc

[:=Read Full Message Here=:]

This paper deals with the methods to find out the margin to restore power system solvability (i.e. how much active and reactive power needs to be reduced so that an unsolvable power system can be brought to a stable operating point). The direction in which we reduce the power is important and is considered in the first method of approaching the closest bifurcation point. In the second method, a minimization technique is adopted to find the active and reactive powers at the buses in the power system if the power system had been operated very clo ....etc

[:=Read Full Message Here=:]

Assessment of SET Logic Robustness Through Noise Margin Modeling

Chaitanya Sathe, Surya Shankar Dan, and Santanu Mahapatra, Member, IEE

Abstract
A compact model for noise margin (NM) of single electron transistor (SET) logic is developed, which is a function of device capacitances and background charge ( ). Noise margin is, then, used as a metric to evaluate the robustness of SET logic against background charge, temperature, and variation of SET gate and tunnel junction capacitances (CG and CT ) ....etc

[:=Read Full Message Here=:]

CMOS circuits utilize complementary MOSFETs, i.e; NMOS and PMOS devices together in various patterns to create functional blocks like AND or OR gates. However the problem with these types of CMOS circuits is that they are inherently low power circuits. They cannot handle large currents. So when your block needs to have a large fan out (need to drive a large no of outputs, i.e; more current required) CMOS circuits fail. That is why we use BiCMOS. They are very similar to CMOS circuits except for the BJT(Bipolar Junction Transistor) output stage. ....etc

[:=Read Full Message Here=:]

This paper deals with the methods to find out the margin to restore power system solvability (i.e. how much active and reactive power needs to be reduced so that an unsolvable power system can be brought to a stable operating point). The direction in which we reduce the power is important and is considered in the first method of approaching the closest bifurcation point. In the second method, a minimization technique is adopted to find the active and reactive powers at the buses in the power system if the power system had been operated very clo ....etc

[:=Read Full Message Here=:]

BiCMOS simple explanation


INTRODUCTION

In integrated technologies, BiCMOS, also called BiMOS It is the integration of BJT and CMOS technology into a single device.

In the 1990s modern integrated circuit technologies began to make BICMOS a reality.

BICMOS Circuit uses the characteristics of each type of transistor most appropriately.

Generally this means that high current circuit use metal oxide semiconductor field effect transistor (MOSFETs) for efficient control & portion ....etc

[:=Read Full Message Here=:]

matlab code for semi supervised margin analysis image retrieval ....etc

[:=Read Full Message Here=:]

1. INTRODUCTION
The history of semiconductor devices starts in 1930 s when Lienfed and Heil first proposed the mosfet. However it took 30 years before this idea was applied to functioning devices to be used in practical applications, and up to the late 1980 this trend took a turn when MOS technology caught up and there was a cross over between bipolar and MOS share.CMOS was finding more wide spread use due to its low power dissipation, high packing density and simple design, such that by 1990 CMOS cover ....etc

[:=Read Full Message Here=:]

CMOS Noise Modeling and Measurements at 60 GHz

Outline

Review of millimeter-wave noise models
Physics-based compact models
Measurement-based empirical models
Small-signal equivalent-circuit models

Millimeter-wave noise measurements
Noise parameter (variable ZS)
Lossy pad de-embedding

Simulated and measured results
Individual CMOS transistors
60-GHz amplifier circuit ....etc

[:=Read Full Message Here=:]

To get full information or details of salt and pepper noise removal by median type noise detectors and detail preserving regularization please have a look on the pages

http://seminarsprojects.net/Thread-salt-and-pepper-noise-removal-by-median-type-noise-detectors-and-detail-preserving

http://seminarsprojects.net/Thread-salt-and-pepper-noise-removal-by-median-type-noise-detectors-and-detail-preserving?pid=84244&mode=threaded

if you again feel trouble on salt and pepper noise removal by median type noise detectors and detail preserving regu ....etc

[:=Read Full Message Here=:]